Part Number Hot Search : 
IDT54 TC387 2N5209 BK210F 1N4694 C8051F 00254 3QL100AK
Product Description
Full Text Search
 

To Download S5T8610 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 PRELIMINARY DIGITAL CLP MODEM WITH ADPCM CODEC S5T8610
INTRODUCTION
64-QFP-1414 S5T8610 provides low cost digital communication solution in 900 MHz wideband cordless phone. It replaces the compander of an analog wideband cordless phone. It has internal analog-to-digital and digital-to-analog converters to reduce system cost. S5T8610 provides the full advantages of digital communication such as security, higher resistance to noise, and lowest cost solution in today's digital cordless phone ICs. Furthermore, S5T8610 offers error concealment at 16 kbps ADPCM transmission to provide longer communication range.
FEATURES
* * * * * * * * * * * * * Operating voltage range: 3.0V to 3.6V System main clock: 36.8 MHz or 36.864 MHz Serial host interface Internal ADC and DAC for modem Internal voice CODEC for ADPCM 8 Phase DPSK 24kbps/16kbps ADPCM Error concealment for 16kbps ADPCM Loop back test Encryption/Decryption DTMF Generator Digital Volume Control typical application
ISM band digital cordless phone
ORDERING INFORMATION
Device ++ S5T8610X01-Q0R0 ++: Under development Package 64-QFP-1414 Operating Temperature -20 C to +75 C
1
PRELIMINARY S5T8610 DIGITAL CLP MODEM WITH ADPCM CODEC
BLOCK DIAGRAM
Data RAM
Clock Generation Unit
DSP Unit
Program ROM
Control Register Unit
Host Interface Unit
Voice Codec Interface Unit
MODEM ADC/DAC Interface Unit
Timing Correction Unit
Stack
DSIU
Voice Codec
12bits ADC
12bits DAC
2
PRELIMINARY DIGITAL CLP MODEM WITH ADPCM CODEC S5T8610
PIN CONFIGURATION
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33
VSSD_ADC VDDD_ADC REFL REFH VDDA_CDC RXO DTMF VREFOUT VSSA_CDC TXI AINFB VSSD_CDC VDDD_CDC TD12 TD11 TD10
VREF AGND VDDA_ADC VSSA_ADC RXI VRT VRB TXO VDDA_DAC VSSA_DAC VDDD_DAC VSSD_DAC VDDD1 TCLKDR TSHFTDR TUPDDR
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
S5T8610 DCLP
(64-QFP-1414)
VDDD2 TD9 TD8 TD7 TD6 TD5 TD4 TD3 TD2 TD1 TD0 HWEB HCLK HDATA RESET VSSD2
TSELDR0 TSELDR1 TIDR TODR TINT VDDD_OSC OSCI OSCO VSSD_OSC CKOUT TEST0 TEST1 TEST2 TEST3 BER/JAM DET VSSD1
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
3
PRELIMINARY S5T8610 DIGITAL CLP MODEM WITH ADPCM CODEC
PIN DESCRIPTION
Pin No 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 Symbol VREF AGND VDDA_ADC VSSA_ADC RXI VRT VRB TXO VDDA_DAC VSSA_DAC VDDD_DAC VSSD_DAC VDDD1 TCLKDR TSHFTDR TUPDDR TSELDR0 TSELDR1 TIDR TODR TINT CKOUT VDDD_OSC OSCI OSCO VSSD_OSC TEST0 TEST1 TEST2 TEST3 SYNCH/BER/JAM VSSD1 I/O AI AI AP AG AI AI AI AO AP AG DP DG DP DI DI DI DI DI DI DO DO DO DP I O DG DI DI DI DI DO DG Description Reference top (3.3V) for ADC Reference bottom (0V) for ADC Analog power (3.3V) for ADC Analog ground (0V) for ADC Analog input (input range: 0V to 3.3V) for ADC Voltage reference top (2.0V) for DAC Voltage reference bottom (0V) for DAC Analog voltage output for DAC Analog power (3.3V) for DAC Analog ground (0V) for DAC Digital power (3.3V) for DAC Digital ground (0V) for DAC Digital power (3.3V) for DSP core Test clock Test scan shift enable Test scan update Test scan register selection 0 Test scan register selection 1 Test scan input Test scan output Interrupt check Test clock output Digital power (3.3V) for oscillator block Oscillator input Oscillator output Digital ground (0V) for oscillator block Test Test Test Test Initial synchronization / BER (bit error rate) / jamming detection output Digital ground (0V)
4
PRELIMINARY DIGITAL CLP MODEM WITH ADPCM CODEC S5T8610
PIN DESCRIPTION (Continued)
Pin No 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 Symbol VSSD2 RESET HDATA HCLK HWEB TCK TD0 TD1 TD2 TD3 TD4 TD5 TD6 TD7 TD8 VDDD2 TD9 TD10 TD11 VDDD_CDC VSSD_CDC AINFB TXI VSSA_CDC VREFOUT DTMF RXO VDDA_CDC REFH REFL VDDD_ADC VSSD_ADC I/O DG DI DB DI DI DI DB DB DB DB DB DB DB DB DB DP DB DB DB AP AG AO AI AG AO AO AO AP AI AI AP AG Digital ground (0V) System reset (Reset: high, Normal: low) Host data Host interface clock Host read/write signal (R: high, W: low) Test data input Test data input/output Test data input/output Test data input/output Test data input/output Test data input/output Test data input/output Test data input/output Test data input/output Test data input/output Digital power (3.3V) for DSP core Test data input/output Test data input/output Test data input/output Digital power (3.3V) for CODEC Digital ground (0V) for CODEC Analog input gain control for CODEC ADC analog input for CODEC Analog ground (0V) for CODEC Vref output for CODEC (Vref = 1/2 VDD) DTMF output for CODEC DAC analog output for CODEC Analog power for CODEC Analog reference power (3.3V) for CODEC Analog reference ground (0V) for CODEC Digital power (3.3V) for ADC Digital ground (0V) for ADC Description
5
PRELIMINARY S5T8610 DIGITAL CLP MODEM WITH ADPCM CODEC
ABSOLUTE MAXIMUM RATINGS Characteristic Supply Voltage Input Voltage Storage Temperature Range Operating Temperature Range Symbol VDD VIN TSTG TOPR Value -0.3 to 3.8 -0.3 to 3.8 -40 to 125 -25 to 75 Unit V V C C
ELECTRICAL CHARACTERISTICS Recommended Operating Conditions Characteristic Supply Voltage Operating Temperature Range Symbol VDD TOPR Value 3.0 to 3.3 -10 to 70 Unit V C
DC Characteristics (Ta = 25C, VDD = 3.3V, Unless otherwise specified) Characteristic Operating Voltage Operating Current 'H' Input Voltage1 'L' Input Voltage1 'H' Output Voltage1 'L' Output Voltage1 'H' Output Voltage2 'L' Output Voltage2 Input Leak Current1 Input Leak Current2 Symbol VDD IDD VIH VIL VOH(1) VOL(1) VOH(2) VOL(2) ILKG1 ILKG2 Test Conditions IOH = -1mA IOL = 1mA IOH = -1mA IOL = 1mA VI = 0 to VDD VI = 0 to VDD Min 3.0 0.8VDD VDD-0.2 VDD-0.2 0 -10 -10 Typ 30 Max 3.6 0.2VDD 0.4 VDD 0.4 10 10 Unit V mA V V V V V V A A (4) (5) (3) (2) Comment (1)
NOTES: 1. Related pins: All Input, Bi-direction pin (input mode) 2. Related pins: All Output pin 3. Related pins: All Bi-direction pin (output mode) 4. Related pins: All Input pin, Bi-direction pin (input mode) < expect OSCI pin> 5. Related pins: OSCI
6
PRELIMINARY DIGITAL CLP MODEM WITH ADPCM CODEC S5T8610
DTMF Generator (Ta = 25C, VDD = 3.3V, Unless otherwise specified) Characteristic Tone Output Level Column to Row Ratio THD (Dual Tone) Symbol VO(TONE) dBCR THD Test Conditions RL=5k RL=5k RL=5k, 1MHz bandwidth Min -14 1 Typ 2 Max -11 3 5 Unit dBV dB %
8 kHz Sigma-Delta Voice CODEC Measure Bandwidth: 20Hz - 4kHz Input sine wave 1kHz, Fs = 8kHz (Ta = 25C, VDDA = 3.3V, Unless otherwise specified) Characteristic Resolution Sampling Rate ADC analog Input Characteristics Signal to Distortion Ratio Offset Error Input Voltage Range DAC analog Output Characteristics Signal to Distortion Ratio Offset Error Output Voltage Range SDR VOFS VOUT 0dB Input : Linear 0dB Volume Control 70 75 20 - - dB mV mVrms SDR VOFS VIN 0dB Input : Linear 70 75 2 - 20 dB mV VPK-PK Symbol RS SR Test Conditions Min Typ 14 8 Max Unit bits kHz
12 Bit 500kHz ADC (Modem RX ADC) (Ta = 25C, VDDA = 3.3V, VREF = 3.3V, Unless otherwise specified) Characteristic Maximum Conversion Rate Total Harmonic Distortion Signal-to-Noise & Distortion Ratio Input Voltage Symbol Fc THD SNDR VIN Test Conditions data = 200kHz Fckin = 2.5MHz AINT = 100kHz Fckin = 2.5MHz AINT = 100kHz - Min - - 56 - Typ - -68 62 - Max 500 -60 - 3.3 Unit kHz dB dB VPK-PK
7
PRELIMINARY S5T8610 DIGITAL CLP MODEM WITH ADPCM CODEC
12 Bit 200kHz DAC (Modem TX DAC) (Ta = 25C, VDDA = 3.3V, VRT=2.0V, VRB = 0.0V, Load Cap = 25pF, Unless otherwise specified) Characteristic Maximum Conversion Rate Total Harmonic Distortion Signal-to-Noise & Distortion Ratio Output Voltage Symbol Fc THD SNDR VOUT Min - - 56 - Typ - -68 62 - Max 500 -60 - 2 Unit kHz dB dB VPK-PK Conditions data = 200kHz Fckin = 2.5MHz AINT = 100kHz Fckin = 2.5MHz AINT = 100kHz -
Host Interface Unit (HCLK, HDATA, HWEB) (Ta = 25C, VDD = 3.3V, Unless otherwise specified) Characteristic Clock Frequency (1/Tck) Clock Pulse Width Setup Time Hold Time Symbol Fck Twck Ts Th Min - 750 300 300 Typ - - - - Max 1.67 - - - Unit MHz ns ns ns
Tck=1/Fck Twck Twck
HCLK
HDATA
MSB
Ts Th
LSB
HWEB
8
PRELIMINARY DIGITAL CLP MODEM WITH ADPCM CODEC S5T8610
HARDWARE DESCRIPTION Voice Codec S5T8610 offers an internal voice codec (ADC and DAC), with 14 bit resolution and sampling frequency of 8kHz. Its electrical characteristics are shown in the previous section. Modem Rx ADC S5T8610 offers an internal ADC for the modem's receiver. The ADC has 12 bit resolution and can operate up to a sampling rate of 500kHz. In S5T8610, the operating ADC sampling frequency is 48kHz. Its electrical characteristics are shown in the previous section. Modem Tx DAC S5T8610 offers an internal DAC for the modem's transmitter. The DAC has 12 bit resolution and can operate up to a sampling rate of 200kHz. In S5T8610, the operating DAC sampling frequency is 48kHz. Its electrical characteristics are shown in the previous section. Oscillator When inputting a pulse signal to the OSCI pin (36.8 MHz) (Ta = 25C, VDD = 3.3V, Unless otherwise specified) Characteristic 'H' level pulse width 'L' level pulse width Pulse width Input 'H' level Input 'L' level Rising & Falling time Symbol Twh Twl Tck Vih Vil Tr, Tf Min - - - 0.8VDD - - Typ 13.6 13.6 27.2 - - - Max - - - - 0.2VDD 0.8 Unit ns ns ns V V ns
Tck Twh Twl Vih Vih x 0.9
VDD/2
Vih x 0.1 Vil Tr Tf
9
PRELIMINARY S5T8610 DIGITAL CLP MODEM WITH ADPCM CODEC
Host Interface Unit S5T8610 receives commands and parameters in serial format, starting from the MSB, from the host through the host interface unit (HIU). The data is in byte units. The HIU has HWEB (Host Write Enable), HCLK (Host Interface Clock), and HDATA (Host Data) pins. The maximum HBCK frequency is 4MHz. S5T8610 can accept the host command every 20sec. Characteristic Clock Frequency (1/Tck) Clock Pulse Width Setup Time Hold Time Symbol Fck Twck Ts Th MIN - 750 300 300 TYP - - - - MAX 1.67 - - - Unit MHz ns ns ns
Tck=1/Fck Twck Twck
HCLK
HDATA
MSB
Ts Th
LSB
HWEB
System Clock S5T8610 operates only with 36.8 MHz or 36.864 MHz external clock. Reset S5T8610 provides power-on-reset circuit and RESET pin for external hardware reset. For power-on-reset, the RESET signal is held normally low. For the external hardware reset, the device is in the reset state when the host sets RESET signal to high. The device is in the operating state, when the host inputs low to the RESET pin.
10
PRELIMINARY DIGITAL CLP MODEM WITH ADPCM CODEC S5T8610
FUNCTIONAL DESCRIPTION The main feature of S5T8610 is the digital communication between the hand set and the base set. The device accepts analog voice signal through the TXI pin. The analog signal is converted into digital signal by the internal voice codec. The digital voice signal is then compressed by ADPCM into either 24kbps or 16kbps. The compressed signal is then digitally modulated by 8 DPSK algorithm. The modulated signal is converted into analog signal by internal modem DAC and finally output to the FM transmitter, through the TXO pin.
TXI
Voice ADC Fs = 8kHz
ADPCM Encoder
8 Phase DPSK Modulator
Modem DAC Fs = 48 kHz
TXO
At the receiving side, S5T8610 accepts the modem signal from the FM receiver, through the RXI pin, and converts it into digital by internal modem ADC. The received signal is demodulated and decompressed into digital voice signal. The digital voice signal is finally converted into analog by the internal voice codec, output, through the RXO pin, to the external amplifier, and then to the speaker.
RXI
Modem ADC Fs = 48kHz
8 Phase DPSK Demodulator
ADPCM Decoder
Voice DAC Fs = 8 kHz
RXO
Initially S5T8610 is in the idle state after being reset by either the power-on-reset or external hardware reset. As default, the S5T8610 is set to base set. For the base set, S5T8610 waits for the four bytes of the encryption ID. For the hand set, S5T8610 must first receive the modem control command specifying the system is a hand set. After receiving the modem control command, S5T8610 must receive four consecutive bytes of encryption ID for encryption. S5T8610 can accept the first command from the host 72 sec after a reset. After the first command, the time between two consecutive commands must be at least 20sec.
11
PRELIMINARY S5T8610 DIGITAL CLP MODEM WITH ADPCM CODEC
Reset Not received Not received
Reset
Encryption ID byte 1 Not received Received Encryption ID byte 2 Not received Received Encryption ID byte 3 Not received Received Encryption ID byte 4 Received Base set
Modem control command Not received Received Encryption ID byte 1 Not received Received Encryption ID byte 2 Not received Received Encryption ID byte 3 Not received Received Encryption ID byte 4 Received Hand set
Command specifies the hand set
After specifying the hand or base set and encryption ID, the host can operate the S5T8610 in other modes by sending the modem control command specifying the corresponding mode.
Reset Hand set or base set specified Encryption ID specified Modem control command specifying the non modem mode is received
Test mode
Loop back test
12
PRELIMINARY DIGITAL CLP MODEM WITH ADPCM CODEC S5T8610
Encryption/Decryption S5T8610 provides security by encryption. The encryption is achieved by using the scrambler within the modem. Before starting an operation, the host must send encryption ID to the S5T8610. The encryption ID uniquely initializes the scrambler. The encryption ID can be any number with 20 bit length which makes decoding by others almost impossible (one in million). Although the test and the loop back test modes require the encryption ID, the ID is not used for those functions. S5T8610 only accepts data with length of 8 bits. The three MSB specify the command type. For encryption ID, the three bits are 001. Therefore, the 20 bits are divided into four 8 bit words and sent in sequence from the host. MSB Bit 7 0 Bit 6 0 Bit 5 1 Bit 4 Bit 3 Bit 2 Bit 1 First 5 bits of the encryption ID LSB Bit 0
Bit 7 0
Bit 6 0
Bit 5 1
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Second 5 bits of the encryption ID
Bit 7 0
Bit 6 0
Bit 5 1
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Third 5 bits of the encryption ID
Bit 7 0
Bit 6 0
Bit 5 1
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Last 5 bits of the encryption ID
ADPCM S5T8610 compresses voice signals by ADPCM with data rate of 24kbps or 16kbps. The default ADPCM rate is 24kbps. The 24kbps ADPCM has better sound quality than 16kbps ADPCM. However, S5T8610 does not provide error detection and concealment for 24kbps because of the high data rate. When the Received Signal Strength Indicator (RSSI) of RF module goes to high, the host can switch the ADPCM data rate to 16kbps by sending the ADCPM control command. S5T8610 offers error detection and error concealment for 16kbps ADPCM. This function provides longer communication range with security guaranteed. By setting the BER_mute bit to 1, the modem is automatically set mute when the bit error rate is too high. When the RSSI produces low signal or the BER pin shows indicates low bit error rate, the host can switch back the ADPCM data rate to 24kbps to offer better sound quality.
13
PRELIMINARY S5T8610 DIGITAL CLP MODEM WITH ADPCM CODEC
Start Run DCLP with 24 kbps ADPCM No
RSSI produces high signal? Yes DCLP tx mute on To indicate base set (hand set) that ADPCM is changed to 16 kbps
Send FSK data Set ADPCM to 16 kbps DCLP tx mute off Run DCLP with 16 kbps ADPCM
Hand set (base set) detects low signal and switches to 16 kbps ADPCM
Start Run DCLP with 24 kbps ADPCM No
Received FSK data? Yes Set ADPCM to 16 kbps Run DCLP with 16 kbps ADPCM
Data indicates that ADPCM changed to 16 kbps
Base set (hand set) changes to 16kbps ADPCM in response to the hand set (base set)
14
PRELIMINARY DIGITAL CLP MODEM WITH ADPCM CODEC S5T8610
SYNCH/BER/JAM Pin The SYNCH/BER/JAM pin is used for three purposes. The first is to signal the host that the initial synchronization between the hand set and base set is established. The second, used only with 24kbps ADPCM, is to signal the host that jamming is detected, with the pin finally showing the bit error rate (BER). The third function is used only with 16kbps ADPCM operation mode. ADPCM 24kbps 16kbps First Pulse Initial Synchronization Initial Synchronization Rest of Pulses Jamming Detection Bit Error Rate
After receiving the encryption ID from the host, the hand set and the base set modems exchange protocols to establish initial synchronization between them. Immediately after the initial synchronization, the SYNCH/BER/JAM pin produces high for 10msec. The pin normally produces low. Therefore, the first output of the SYNCH/BER/JAM pin is always the high signal for 10msec, representing the initial synchronization. While the 16kbps ADPCM is running, S5T8610 can detect error and indicate the BER through the SYNCH/BER/JAM pin. When an error is detected, the pin is set high for a given time duration. The duration of the high signal represents the BER range. After producing high, the pin produces low for 20msec before detecting the next BER. The following table shows BER ranges with their assigned pulse duration. For BER lower than 1.99 x 10-8, the pin does not produce high since the error is insignificant. BER From 4.16 x 10-2 2.08 x 10-2 1.04 x 10-2 5.21 x 10-3 2.60 x 10-3 1.30 x 10-3 6.51 x 10-4 3.26 x 10-4 1.63 x 10-4 8.14 x 10-5 4.07 x 10-5 2.03 x 10-5 1.02 x 10-5 5.09 x 10-6 2.54 x 10-6 1.27 x 10-6 To 2.08 x 10-2 1.04 x 10-2 5.21 x 10-3 2.60 x 10-3 1.30 x 10-3 6.51 x 10-4 3.26 x 10-4 1.63 x 10-4 8.14 x 10-5 4.07 x 10-5 2.03 x 10-5 1.02 x 10-5 5.09 x 10-6 2.54 x 10-6 1.27 x 10-6 6.36 x 10-7 Symbol Error Rate From Above 2-3 2-3 2-4 2-5 2-6 2-7 2-8 2-9 2-10 2-11 2-12 2-13 2-14 2-15 2-16 2-17 2-18 2-4 2-5 2-6 2-7 2-8 2-9 2-10 2-11 2-12 2-13 2-14 2-15 2-16 2-17 2-18 2-19 To Time Between Error From below 1 msec 1 msec 2 msec 4 msec 8 msec 16 msec 32 msec 64 msec 128 msec 256 msec 512 msec 1.024 sec 2.048 sec 4.096 sec 8.192 sec 16.384 sec 32.768 sec 2 msec 4 msec 8 msec 16 msec 32 msec 64 msec 128 msec 256 msec 512 msec 1.024 sec 2.048 sec 4.096 sec 8.192 sec 16.384 sec 32.768 sec 1 min 5.5 sec To 20 msec 40 msec 60 msec 80 msec 100 msec 120 msec 140 msec 160 msec 180 msec 200 msec 220 msec 240 msec 260 msec 280 msec 300 msec 320 msec 340 msec Pulse Duration
above 4.16 x 10-2
15
PRELIMINARY S5T8610 DIGITAL CLP MODEM WITH ADPCM CODEC
BER From 6.36 x 10-7 3.18 x 10-7 1.59 x 10-7 7.95 x 10-8 3.97 x 10-8 To 3.18 x 10-7 1.59 x 10-7 7.95 x 10-8 3.97 x 10-8 1.99 x 10-8
Symbol Error Rate From 2-19 2-20 2-21 2-22 2-23 To 2-20 2-21 2-22 2-23 2-24
Time Between Error From 1 min 5.5 sec 2 min 11.1 sec 4 min 22.1 sec 8 min 44.3 sec To 2min 11.1 sec 4 min 22.1 sec 8 min 44.3 sec 17 min 28.6 sec
Pulse Duration 360 msec 380 msec 400 msec 420 msec 440 msec
17 min 28.6 sec 34 min 57.2 sec
100 msec
20 msec
Next BER
BER of 3.33 x 10-3 detected
For 24kbps ADPCM, this pin produces high for 20msec when jamming is detected. After producing high, the BER pin produces low for 20msec before detecting the next jamming. Jamming detection is not necessary for 16kbps ADPCM, since BER can be used for detecting jamming.
20 20 msec msec
Jamming detection in 24 kbps ADPCM
DTMF Generator In order to generate a DTMF signal, the host must set S5T8610 to DTMF mode. S5T8610 outputs the DTMF tone through the DTMF pin. The RXO pin is set mute during the DTMF mode. The hand set and the base set still communicate with each other so that the DTMF tones can be monitored. S5T8610 generates the DTMF tone for 100msec when the tone code is received from the host. After generating the tone for 100msec, the DTMF pin produces low for the next 50msec. After generating DTMF tones, the host can set S5T8610 back to normal operation, ADPCM and modem, using the DTMF release command.
16
PRELIMINARY DIGITAL CLP MODEM WITH ADPCM CODEC S5T8610
100 msec
50 msec
Typical DTMF tone generation
The single tone and continuous tone can be generated using the DTMF control command. The commands and tables related to DTMF generation is shown in the Command Set section.
17
PRELIMINARY S5T8610 DIGITAL CLP MODEM WITH ADPCM CODEC
COMMAND SET S5T8610 receives commands from the host through its HIU. The HIU only accepts commands with length of 1 byte. Modem Control Bit 7 0 Bit 6 0 Bit 5 0 Bit 4 Rx_Mute Bit 3 Tx_Mute Bit 2 Bit 1 Modem Mode Bit 0
Controls the operation of the modem. When Modem_Mode is set to test mode, the S5T8610 produces 9kHz sine wave through the modem TXO pin. In the loop back test mode, the S5T86010 receives its own transmitted signal by connecting modem TXO and RXI pins. Modem Mode (Bit 2, Bit 1, and Bit 0) 000: Base Set 001: Hand Set 010: Reserved 011: Reserved 100: Test Mode 9kHz sine wave is produced through the modem Tx pin. Note that the receiver does not recognize the sine wave. 101: Loop Back Test Mode Default: Base Set Tx_Mute (Bit 3) Modem Tx Mute On/Off 0: Mute Off 1: Mute On Default: Mute Off
Rx_Mute (Bit 4) Modem Rx Mute On/Off 0: Mute Off 1: Mute On Default: Mute Off
18
PRELIMINARY DIGITAL CLP MODEM WITH ADPCM CODEC S5T8610
Encryption ID Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
0 0 1 5 bits of the 20 bit encryption ID The four consecutive encryption ID commands must be sent to S5T8610 at the beginning of an operation. The four encryption ID commands are needed because the encryption ID is 20 bits wide. ADPCM Control Bit 7 0 Bit 6 1 Bit 5 0 Bit 4 Reserved Bit 3 Reserved Bit 2 BER_Mute Bit 1 Voice_Mute Bit 0 ADPCM_ Type
Controls ADPCM operation. In 16kbps ADPCM mode with Bit 2 set to 1, the voice output is automatically set mute when the BER is too high. The default value is 0x40. ADPCM Type (Bit 0) 0: 24kbps ADPCM 1: 16kbps ADPCM Default: 24kbps ADPCM
Voice_Mute (Bit 1) - Voice Codec Mute On/Off 0: Mute Off 1: Mute On Default: Mute Off
BER_Mute (Bit 2) Voice output is set mute when BER is high Applies only to 16kbps ADPCM 0: voice output is not set mute even when BER is too high 1: voice output is automatically set mute when BER is too high Default: Mute Off
19
PRELIMINARY S5T8610 DIGITAL CLP MODEM WITH ADPCM CODEC
Digital Volume Control Bit 7 0 Bit 6 1 Bit 5 1 Bit 4 Reserved Bit 3 SPK3 Bit 2 SPK2 Bit 1 SPK1 Bit 0 SPK0
Controls the voice output volume of the ADPCM. The default volume is 0 dB, setting this command to 0x66.
DATA SPK3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 SPK2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 SPK1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 SPK0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1
Gain/ Attenuation -12 dB -10 dB -8 dB -6 dB -4 dB -2 dB 0 dB (default) 2 dB 4 dB 6 dB 8 dB 10 dB 12 dB 14 dB 16 dB 18 dB
Output Level 5 mVrms 6 mVrms 8 mVrms 10 mVrms 13 mVrms 16 mVrms 20 mVrms 26 mVrms 33 mVrms 42 mVrms 53 mVrms 67 mVrms 84 mVrms 108 mVrms 135 mVrms 170 mVrms
Voice Codec On/Off Bit 7 1 Bit 6 1 Bit 5 1 Bit 4 0 Bit 3 0 Bit 2 1 Bit 1 0 Bit 0 VC_SW
This command is used for switching the internal voice coded on/off VC_SW (Bit 0) 0: voice Codec power down 1: voice Codec power on (default)
20
PRELIMINARY DIGITAL CLP MODEM WITH ADPCM CODEC S5T8610
DTMF Mode On/Off Bit 7 1 Bit 6 1 Bit 5 1 Bit 4 0 Bit 3 0 Bit 2 1 Bit 1 1 Bit 0 DTMF_SW
The host sets S5T8610 into DTMF mode by sending this command with the LSB set to 1. S5T8610 still operates the modem in DTMF mode so that the DTMF tones can be monitored. The host sets the S5T8610 back to normal operation, in which the ADPCM and modem are running, by using this command with the LSB set to 0. DTMF_SW (Bit 0) 0: Normal Mode (Default) 1: DTMF Mode
DTMF Tone Code Bit 7 1 Bit 6 0 Bit 5 0 Bit 4 Reserved Bit 3 TC3 Bit 2 TC2 Bit 1 TC1 Bit 0 TC0
The DTMF tone is generated for 100msec after receiving this command. The tone is generated through the DTMF pin. The RXO pin is set mute during the DTMF generation mode. This command only operates when S5T8610 is set to DTMF mode. When DTMF mode is not set, this command is ignored. Since S5T8610 must receive this command to generate a DTMF tone, there is no default value. DATA TC3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 TC2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 TC1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 TC0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 D 1 2 3 4 5 6 7 8 9 * 0 # A B C DTMF Code
21
PRELIMINARY S5T8610 DIGITAL CLP MODEM WITH ADPCM CODEC
high 1 low 1 low 2 low 3 low 4 1 4 7 *
high 2 2 5 8 0
high 3 3 6 9 #
high 4 A B C D
Low Freq Indicator low 1 low 2 low 3 low 4
Specified Freq (Hz) 697 770 852 941
Actual Freq (Hz) 703.125 765.625 859.375 937.5
% Error 0.88 % 0.57 % 0.87 % 0.37 %
High Freq Indicator high 1 high 2 high 3 high 4
Specified Freq (Hz) 1209 1336 1447 1633
Actual Freq (Hz) 1203.125 1343.75 1484.375 1640.625
% Error 0.49 % 0.58 % 0.50 % 0.47 %
22
PRELIMINARY DIGITAL CLP MODEM WITH ADPCM CODEC S5T8610
DTMF Level Control Bit 7 1 Bit 6 0 Bit 5 1 Bit 4 Reserved Bit 3 TL3 Bit 2 TL2 Bit 1 TL1 Bit 0 TL0
Controls output volume of the DTMF output tone. The default volume is 7.67dBm, setting this command to 0xAC.
DATA TL3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 TL2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 TL1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 TL0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1
Gain/ Attenuation -16.33 dBm -14.33 dBm -12.33 dBm -10.33 dBm -8.33 dBm -6.33 dBm -4.33 dBm -2.33 dBm -0.33 dBm 1.67 dBm 3.67 dBm 5.67 dBm 7.67 dBm (default) 9.67 dBm 11.67 dBm 13.67 dBm
Output Level 13.7 mVrms 17.3 mVrms 21.7 mVrms 27.3 mVrms 34.3 mVrms 43.2 mVrms 54.3 mVrms 68.4 mVrms 86.1 mVrms 108.5 mVrms 136.5 mVrms 171.8 mVrms 216.1 mVrms 273.5 mVrms 343.0 mVrms 431.5 mVrms
23
PRELIMINARY S5T8610 DIGITAL CLP MODEM WITH ADPCM CODEC
DTMF Control Bit 7 1 Bit 6 1 Bit 5 0 Bit 4 Reserved Bit 3 Bit 2 Bit 1 Bit 0
DTMF_Cont
DTMF_Mode
Controls the DTMF generator. The default value is 0xC0. DTMF_Mode (Bit 1 and Bit 0) 00: Dual Tone 01: Single Tone (Low Frequency Only) 10: Single Tone (High Frequency Only) Default: Dual Tone DTMF_Cont (Bit 3 and Bit 2) 00: Generate DTMF tone for 100 msec followed by silence for 50 msec 01: Generate DTMF tone continuously 10: Stop generate the continuous DTMF tone Default: 00
24
PRELIMINARY DIGITAL CLP MODEM WITH ADPCM CODEC S5T8610
APPLICATION CIRCUIT
+3.6V(TXB+) C32 +5V Q4 C1623Y TP4 TP R31 27k C26 3.9N R30 4.7k R29 10k C25 3.3N R28 22k C24 10N TP4 TP C27 C23 10N 100N R32 6.8k C28 33N R33 6.8k R35 13 12 33k C30 1.5N C29
R38 10 22uF R37 100 100p SP1 2 1 SPEAKER
1 2 3 4 5
C19 R23 R22 C18 1k 100N R20 C17 100k R25 10N VDDD 10k C45 100N R21 100k
100p 100k 6 5
R100 22k R36 C31 C33 6.8k 47N R34 C50 22uF 10k R39 100N U1D R27 150 KA324 2.2k C22 R26 10uF 2.2k R24 C21 10k Vref 22N C20 10N
R2 C2
220k VDDD 27p C49 C1 100N Vref R1 10k 100N VDDA C48 100N C47 100N C46 10uF
2 1
MIC
MICROPHONE
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
REFL
TXI
TD12
TD11
VREFOUT
AINFB
DTMF
REFH
C3 100N
VDDA C41 100N
VDDD_CDC
VDDD_ADC
VDDA_CDC
VSSD_CDC
VSSD_ADC
VSSA_CDC
TD10
RXO
Vref R4 10k
49
R5 6.8k C5 Demod 1.2N Out
C4 22N
R3 22k
+3.3V VDDD +3.6V R40 1k C43 C44 100N 100uF VDDD R41 65 4 B1 C34 1uF TK11233BM 12 3 C35 100N R42 C36 4.7uF 15 VDDA 15 C37 100N C38 10uF C39 100N C40 10uF
1 2 3 4 5 6 7 8 9 10 11 VREF AGND
+3.3V R6 10k R7 10k C7 100N C6 1uF
VDDD2 TD9 TD8 TD7 TD6 TD5 TD4 TD3 TD2 TD1 TD0 HWEB HCLK
48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33
R19 R18 R17 R16
VDDA_ADC VSSA_ADC RXI VRT VRB TXO VDDA_DAC VSSA_DAC VDDD_DAC VSSD_DAC VDDD1 VDDD_OSC VSSD_OSC TCLKDR
TSELDR0 TSELDR1 TS HFTDR TUPDD R
R9 120k C9 MOD in +3.6V C13 100N R13 10 C12 10 F C11 100N 27p Vref R11 10k C10 47N
R8 22k
C8 100N
+3.6V R10 120k VDDD
S5T8610 DIGITAL CLP MODEM
12 13 14 15 16
1k 1k 1k 1k
HWEB HCLK HDATA RESETB
BER/JAM
R12 120k
HDATA CKOUT TEST0 TEST1 TEST2 TEST3 RESET
VSSD1 VSSD2
OSCO
TODR
OSCI
TIDR
TINT
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
C42 100N L1 10uH
X1 36.8MHz C14 10p C16 20p
32
R15 1k
C15 1N L2 3.3uH
DET
BER/JAM DET
25
PRELIMINARY S5T8610 DIGITAL CLP MODEM WITH ADPCM CODEC
NOTES
26
PRELIMINARY DIGITAL CLP MODEM WITH ADPCM CODEC S5T8610
PACKAGE DIMENSIONS
17.20 0.30 14.00 0.20 0-8
+ 0.10
0.15 - 0.05
17.20 0.30
14.00 0.20
64-QFP-1414
0.80 0.20 #1 0.80 0.35 0.10
0.10 MAX
#64
0.05 MIN (1.00) 2.60 0.10 2.80 MAX
NOTE: Dimensions are in millimeters.
27


▲Up To Search▲   

 
Price & Availability of S5T8610

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X